Introduction
Recently, SONET OC-48 has been widely accepted in WAN and OC-192 is about to be installed. In response to these movements, Gigabit Ethernet is widely accepted in MAN a nd LAN. Compared to long distance applications where expensive technologies such as SiGe and III-V technologies are mainly used, issues on cost and integrability with other digital blocks are more important in short haul network. Low power consumption and technology compatibility are important too.
In this paper, low cost and low power CMOS ICs are studied for the gigabit throughput backbone interconnections. Its technology is compatible with other digital blocks leading to its easy integration in interconnection SOCs compared with the stand-alone transmitter and receiver in long haul applications. The light source is VCSEL which is very suitable for low power interconnections [1] . 5-channel parallel interconnection and 1/8-rate clock and data recovery (CDR) circuit will be described [2, 3] . In addition, a new low cost approach, Multichip on Oxide (MCO) technology will be explained [4] . Fig. 4 shows block diagrams of 5 -channel optical transmitter and receiver for short distance video data transmission. The light sources are 850nm VCSEL and 0.25µm standard CMOS process is used. 5 optical fibers lines are used; 3 channels for RGB data, one for control signal and one for clock. The maximum data rate per channel is 2.5Gbps but for fear of the degradation due to crosstalk it is operated at 1.25Gbps. It accepts 16bit external data, two pairs of 8 bits parallel data and then the data are DC balance coded with 2 of 8b/10b encoders. Transition minimizing coding schemes which are used in electrical interconnection are not considered because EMI is no more an issue in fiber link. The 20-to-1 serializer shows the automatic modification of the swing amplitude without any extra swing control circuit by use of the diode connected PMOS load. 6 shows images on the LCD monitor of which data is transferred with the fabricated transmitter and receiver.
4-Gb

1.25Gbps CMOS 5 Parallel Channels
Multichip on Oxide Optical Interconnection
A 1.25Gbps 80dBΩ fully differential TIA is fabricated using 0.25µm CMOS and MCO process as illustrated in Fig. 7 . MCO enables low-cost high performance integration of 
Conclusions
CMOS solutions for the gigabit throughput optical interconnections are presented. 4-Gb/s CDR circuit shows 70mW power consumption with 2.5V supply. The 1.25Gbps 5 channel transmitter and receiver consumes 97mA and 225mA, respectively at 3.3V supply. These ICs are compatible in process technology with other CMOS digital logics leading to their easy SOC integration. A new approach, MCO, for the low cost and high performance system integration is demonstrated. Multifunctional blocks can be integrated on thick oxide without crosstalk noise.
